106 lines
5.5 KiB
HTML
106 lines
5.5 KiB
HTML
<HTML><HEAD><TITLE>Xilinx Design Summary</TITLE></HEAD>
|
|
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
|
|
<TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'>
|
|
<TD ALIGN=CENTER COLSPAN='4'><B>SpecialCasesCheck Project Status (08/24/2019 - 12:12:36)</B></TD></TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Project File:</B></TD>
|
|
<TD>IEEE754Adder.xise</TD>
|
|
<TD BGCOLOR='#FFFF99'><b>Parser Errors:</b></TD>
|
|
<TD> No Errors </TD>
|
|
</TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Module Name:</B></TD>
|
|
<TD>equalCheck</TD>
|
|
<TD BGCOLOR='#FFFF99'><B>Implementation State:</B></TD>
|
|
<TD>Placed and Routed</TD>
|
|
</TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Target Device:</B></TD>
|
|
<TD>xa6slx4-3csg225</TD>
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Errors:</B></LI></UL></TD>
|
|
<TD> </TD>
|
|
</TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Product Version:</B></TD><TD>ISE 14.7</TD>
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Warnings:</B></LI></UL></TD>
|
|
<TD> </TD>
|
|
</TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Design Goal:</B></dif></TD>
|
|
<TD>Balanced</TD>
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Routing Results:</B></LI></UL></TD>
|
|
<TD>
|
|
</TD>
|
|
</TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Design Strategy:</B></dif></TD>
|
|
<TD><A HREF_DISABLED='Xilinx Default (unlocked)?&DataKey=Strategy'>Xilinx Default (unlocked)</A></TD>
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Timing Constraints:</B></LI></UL></TD>
|
|
<TD> </TD>
|
|
</TR>
|
|
<TR ALIGN=LEFT>
|
|
<TD BGCOLOR='#FFFF99'><B>Environment:</B></dif></TD>
|
|
<TD>
|
|
<A HREF_DISABLED='/home/Luca/ISE/IEEE754Adder/equalCheck_envsettings.html'>
|
|
System Settings</A>
|
|
</TD>
|
|
<TD BGCOLOR='#FFFF99'><UL><LI><B>Final Timing Score:</B></LI></UL></TD>
|
|
<TD> </TD>
|
|
</TR>
|
|
</TABLE>
|
|
|
|
|
|
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='4'><B>Device Utilization Summary (estimated values)</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DeviceUtilizationSummary(estimatedvalues)"><B>[-]</B></a></TD></TR>
|
|
<TR ALIGN=CENTER BGCOLOR='#FFFF99'>
|
|
<TD ALIGN=LEFT><B>Logic Utilization</B></TD><TD><B>Used</B></TD><TD><B>Available</B></TD><TD COLSPAN='2'><B>Utilization</B></TD></TR>
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of Slice LUTs</TD>
|
|
<TD ALIGN=RIGHT>4</TD>
|
|
<TD ALIGN=RIGHT>2400</TD>
|
|
<TD ALIGN=RIGHT COLSPAN='2'>0%</TD>
|
|
</TR>
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of fully used LUT-FF pairs</TD>
|
|
<TD ALIGN=RIGHT>0</TD>
|
|
<TD ALIGN=RIGHT>4</TD>
|
|
<TD ALIGN=RIGHT COLSPAN='2'>0%</TD>
|
|
</TR>
|
|
<TR ALIGN=RIGHT><TD ALIGN=LEFT>Number of bonded IOBs</TD>
|
|
<TD ALIGN=RIGHT>17</TD>
|
|
<TD ALIGN=RIGHT>132</TD>
|
|
<TD ALIGN=RIGHT COLSPAN='2'>12%</TD>
|
|
</TR>
|
|
</TABLE>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='6'><B>Detailed Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=DetailedReports"><B>[-]</B></a></TD></TR>
|
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD><B>Generated</B></TD>
|
|
<TD ALIGN=LEFT><B>Errors</B></TD><TD ALIGN=LEFT><B>Warnings</B></TD><TD ALIGN=LEFT COLSPAN='2'><B>Infos</B></TD></TR>
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/Luca/ISE/IEEE754Adder/equalCheck.syr'>Synthesis Report</A></TD><TD>Current</TD><TD>Sat Aug 24 10:22:02 2019</TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
<TR ALIGN=LEFT><TD>Translation Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
<TR ALIGN=LEFT><TD>Map Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
<TR ALIGN=LEFT><TD>Place and Route Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
<TR ALIGN=LEFT><TD>CPLD Fitter Report (Text)</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
<TR ALIGN=LEFT><TD>Power Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
<TR ALIGN=LEFT><TD>Post-PAR Static Timing Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
<TR ALIGN=LEFT><TD>Bitgen Report</TD><TD> </TD><TD> </TD><TD> </TD><TD> </TD><TD COLSPAN='2'> </TD></TR>
|
|
</TABLE>
|
|
<BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'>
|
|
<TR ALIGN=CENTER BGCOLOR='#99CCFF'><TD ALIGN=CENTER COLSPAN='3'><B>Secondary Reports</B></TD><TD ALIGN=RIGHT WIDTH='10%'COLSPAN=1> <A HREF_DISABLED="?&ExpandedTable=SecondaryReports"><B>[-]</B></a></TD></TR>
|
|
<TR BGCOLOR='#FFFF99'><TD><B>Report Name</B></TD><TD><B>Status</B></TD><TD COLSPAN='2'><B>Generated</B></TD></TR>
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/Luca/ISE/IEEE754Adder/isim.log'>ISIM Simulator Log</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Sat Aug 24 12:11:57 2019</TD></TR>
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/Luca/ISE/IEEE754Adder/netgen/synthesis/SpecialCasesCheck_synthesis.nlf'>Post-Synthesis Simulation Model Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Sat Aug 24 10:53:07 2019</TD></TR>
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/Luca/ISE/IEEE754Adder/usage_statistics_webtalk.html'>WebTalk Report</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Sat Aug 24 10:52:31 2019</TD></TR>
|
|
<TR ALIGN=LEFT><TD><A HREF_DISABLED='/home/Luca/ISE/IEEE754Adder/webtalk.log'>WebTalk Log File</A></TD><TD>Out of Date</TD><TD COLSPAN='2'>Sat Aug 24 10:52:32 2019</TD></TR>
|
|
</TABLE>
|
|
|
|
|
|
<br><center><b>Date Generated:</b> 08/24/2019 - 12:12:36</center>
|
|
</BODY></HTML> |