IEEE754Adder/isim/SpecialCasesTest_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg

<EFBFBD>
<0A><>Za]<5D><><EFBFBD><EFBFBD><EFBFBD>D
<00>@@@@
<00>pp<00>E&<00>`<00>

#?K%<00>H
	S
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
	<00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
<00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
<00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
 <00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>!<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>w

@	?<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>


<00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>"
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>,#

<00><><EFBFBD><EFBFBD>8$<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>K%
<00><><EFBFBD><EFBFBD>Z&
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>n'

<00><><EFBFBD><EFBFBD>~(
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>)
	
<00><><EFBFBD><EFBFBD><00>*

<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>+

<00><><EFBFBD><EFBFBD><00>
<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD>B
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>G<00><><EFBFBD><EFBFBD>:Lj<4C><6A><EFBFBD><00><00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>$<24><><EFBFBD><00><00>5	<00>$<24><>ap<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>	
%
%
%0B
* Wf?

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>222 w<00>@

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>;;; <00><00>A

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><00><00>
<00><00><00>K		
<00><00><00><00>	PELV['P~<00><00>n. <00><00>X
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>    <00><00>Y
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>!!! <00><00>Z
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>###@"<22><><EFBFBD><00>h	
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>@"<22><><EFBFBD><00>i	
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>@"<22><><EFBFBD>j	
<00><><EFBFBD><EFBFBD>
5@"<22><> k	
<00><><EFBFBD><EFBFBD>
6@"<22><>04l	
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>(((@"<22><>>Bm	
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>)))@"<22><>LP{

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>@"<22><>Z^|

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>@"<22><>hs}

<00><><EFBFBD><EFBFBD>
7@"<22><><EFBFBD><00>~

<00><><EFBFBD><EFBFBD>
8@"<22><><EFBFBD><00>

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>(((@"<22><><EFBFBD><00><00>

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>)))<00>$<24><><EFBFBD><00><00><00>!9"<00>"<22><><00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>"<22><><00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>"<22><>"<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>"<22><>,0<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>"<22><>:><00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>!!!<00>"<22><>HL<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>&&& VZ<00>
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> er<00>
<00><><EFBFBD><EFBFBD>
><00>6


7


8
<00><><EFBFBD><EFBFBD>	9
<00><><EFBFBD><EFBFBD>:
<00><><EFBFBD><EFBFBD>;
<00><><EFBFBD><EFBFBD>!"<
<00><><EFBFBD><EFBFBD>"/=
<00><><EFBFBD><EFBFBD>#<00>$<24><>5>
<00><><EFBFBD><EFBFBD>% ,<00> <00>-
<00> <00>.<00> <00>/<00> <00>0

 <00>1
6 2
M 3
d
FC


HE


JG<00><><EFBFBD><EFBFBD>
PI <00><><EFBFBD><EFBFBD>0B<<02>L!

0B<<02>N"

0B<<02>P#<00><><EFBFBD><EFBFBD>0B<<02>R$<00><><EFBFBD><EFBFBD>0B<<02>S%<00><><EFBFBD><EFBFBD>0B<<02>T&<00><><EFBFBD><EFBFBD>0B<<02>U'<00><><EFBFBD><EFBFBD>0B<<02>V(<00><><EFBFBD><EFBFBD>0B<<02>W)<00><><EFBFBD><EFBFBD> N>
<00>*

 N><00>+

 N><00>,<00><><EFBFBD><EFBFBD> N><00>-<00><><EFBFBD><EFBFBD> N><00>.<00><><EFBFBD><EFBFBD> N>!<00>/
 N>&<00>0
 N>+<00>1<00><><EFBFBD><EFBFBD> N>:<00>2<00><><EFBFBD><EFBFBD><00><><d\	3

<00><><f^	4<00><><EFBFBD><EFBFBD><00><><j`	5<00><><EFBFBD><EFBFBD><00><><nb	6
<00><><tc	7

<00><><zd	8<00><><EFBFBD><EFBFBD><00><><|e	9<00><><EFBFBD><EFBFBD><10>=<02>o
:

<10>=<02>q
;<00><><EFBFBD><EFBFBD><10>=<02>s
<<00><><EFBFBD><EFBFBD><10>=<02>u
=
 <10>=<02>v
>
!
<10>=<02>w
?<00><><EFBFBD><EFBFBD><10>=<02>x
@<00><><EFBFBD><EFBFBD>@fA<00><><EFBFBD><EFBFBD>0L:*gB<00><><EFBFBD><EFBFBD>@}yC<00><><EFBFBD><EFBFBD>@<00>zD<00><><EFBFBD><EFBFBD>
<00><00>E
"

<00><00>F
#

<00><00>G<00><><EFBFBD><EFBFBD>
<00><00>H
$
H<00><00>I<00><><EFBFBD><EFBFBD>@}<00>"J<00><><EFBFBD><EFBFBD>
  










%
%
%
%
#
'
	)
+






























































<00>$<24><>	<00>$<24><>	<00>$<24><>	<00>$<24><>	<00>$<24><>	<00>$<24><>	
 <00>"<22><> <00>2=	<00>2=	<00>2=	<00>2=	<00>2=	<00>2=	<00>2=	<00>2=	<00>2=				  <00>{F <00>{F <00>{F <00>{F <00>!<21><><00>!<21><><00><>F <00><>F<00><>F<00><>F <00><>F<00><>F)))










	



1n<00><00><00>
<00>
<00>@Bʚ;<10><><EFBFBD><00>Ƥ~<7E><00>]xEc
d<><64><EFBFBD><EFBFBD>
/home/Luca/ISE/IEEE754Adder/SpecialCasesTest.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/Luca/ISE/IEEE754Adder/SpecialCasesCheck.vhd/home/Luca/ISE/IEEE754Adder/NaNCheck.vhd/home/Luca/ISE/IEEE754Adder/TypeCheck.vhd/home/Luca/ISE/IEEE754Adder/ZeroCheck.vhd/home/Luca/ISE/IEEE754Adder/EqualCheck.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_topspecialcasestestspecialcasestestbehaviorxyisnaniszeroclockexpectednanexpectedzeroerrorclock_periodtimefspsnsusmssecminhrstd_logic_1164std_logic_1164resolution_table/build/xfndry10/P.20131013/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01uutSpecialCasesCheckSpecialCasesCheckArchxyisnaniszero:clock_processspecialcasestest:test_processspecialcasestest:163specialcasestestNCNaNCheckNaNCheckArchxyisnanxnanxinfxsignynanyinfysignZCZeroCheckZeroCheckArchxyiszeroxsignysignxabsyabsissameabsvalueissamesignxCheckTypeCheckTypeCheckArchnnaninfg_bust_busgtyCheckTypeCheckTypeCheckArchnnaninfg_bust_busgt:32NaNCheck:33NaNCheck:35NaNCheck:17TypeCheck:18TypeCheck:G_computeTypeCheckg_tmp:T_computeTypeCheckt_tmp:40TypeCheck:41TypeCheck:17TypeCheck:18TypeCheck:G_computeTypeCheckg_tmp:T_computeTypeCheckt_tmp:40TypeCheck:41TypeCheckAbsCheckEqualCheckEqualCheckArchxyisequalcompvecbitcountinteger:28ZeroCheck:29ZeroCheck:30ZeroCheck:31ZeroCheck:33ZeroCheck:38ZeroCheck:15EqualCheck:res_computeEqualCheckres_tmp