2019-08-17 17:41:27 +02:00
|
|
|
<?xml version="1.0" encoding="UTF-8"?>
|
|
|
|
|
<!-- IMPORTANT: This is an internal file that has been generated -->
|
|
|
|
|
<!-- by the Xilinx ISE software. Any direct editing or -->
|
|
|
|
|
<!-- changes made to this file may result in unpredictable -->
|
|
|
|
|
<!-- behavior or data corruption. It is strongly advised that -->
|
|
|
|
|
<!-- users do not edit the contents of this file. -->
|
|
|
|
|
<!-- -->
|
|
|
|
|
<!-- Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved. -->
|
|
|
|
|
|
|
|
|
|
<messages>
|
2019-08-17 19:22:19 +02:00
|
|
|
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file "/home/ise/gianni/IEEE754Adder/SpecialCasesCheck.vhd" into library work</arg>
|
2019-08-17 17:41:27 +02:00
|
|
|
</msg>
|
|
|
|
|
|
|
|
|
|
</messages>
|
|
|
|
|
|
