IEEE754Adder/isim/FullAdderTest_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg

<EFBFBD>
<0A><><EFBFBD>Fe]<5D><><EFBFBD><EFBFBD><EFBFBD>D
<00><00><00>$$$$d<00>T
T
\&t
 <00><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>

<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>)
.
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>>
 C
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>S
!Y
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
<00><>z
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>


<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>m
"
S
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>}
#
S

<00><><EFBFBD><EFBFBD><00>
$S
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
%S

<00><><EFBFBD><EFBFBD><00>
&
S
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
'
S

<00><><EFBFBD><EFBFBD><00>
(
S
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
)
	S

<00><><EFBFBD><EFBFBD><00>
*

S
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
+
S

<00><><EFBFBD><EFBFBD>n
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>s<00><><EFBFBD><EFBFBD>;L<><<3C> <00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>X#%3A5<00>X#<05><00><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>
%
%
%HLV?
+ u<00><00>=

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>444 <00><00><00>>

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>=== <00><00>J
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <00><00>K
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>J6
<00><><EFBFBD><EFBFBD>L7

<00><><EFBFBD><EFBFBD>N8
<00><><EFBFBD><EFBFBD>S9
<00><><EFBFBD><EFBFBD> U:
<00><><EFBFBD><EFBFBD>![;
<00><><EFBFBD><EFBFBD>"<00>X#a<
<00><><EFBFBD><EFBFBD>& <00>,<00> <00>-<00> .
<00> /<00> 0

 %1
6 02
M <3
d0;v
d@<00><><EFBFBD><EFBFBD>
0;v
fB<00><><EFBFBD><EFBFBD>
0;v
hD<00><><EFBFBD><EFBFBD>
0;v
mF<00><><EFBFBD><EFBFBD>0;v
oH<00><><EFBFBD><EFBFBD>
  






%
%
%
%
#
'
	)
+




<00>X#	<00>X#	<00>X#	<00>X#	<00>X#	<00>X#	<00><>e
	<00><>e
	<00><>e
	<00><>e
	<00>V#	<00>V#	<00>V#	<00>V#	<00>V#	<00>V#	<00>V#	<00>V#	










	



0m<00>
<00>@Bʚ;<10><><EFBFBD><00>Ƥ~<7E><00>]xEc
d<><64><EFBFBD><EFBFBD>
/home/ise/gianni/IEEE754Adder/FullAdderTest.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/ise/gianni/IEEE754Adder/FullAdder.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_topfulladdertestfulladdertestbehaviorxyc_insc_outclockclock_periodtimefspsnsusmssecminhrstd_logic_1164std_logic_1164resolution_table/build/legacysi10/P.20160913/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01uutFullAdderFullAdderArchxyc_insc_out:clock_processfulladdertest:test_processfulladdertest:14FullAdder:15FullAdder