IEEE754Adder/isim/NaNCheck_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg

<EFBFBD>
<0A><>a]<5D><><EFBFBD><EFBFBD><EFBFBD>D
<00><00><00><00><00><00><00><00><00><00><00><00>l<00>#/<00><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>

<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> 
%
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>5
 :
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>J
!P
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
<00>Q7
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>

<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>d
"
J
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>t
#
J

<00><><EFBFBD><EFBFBD><00>
$J
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
%J

<00><><EFBFBD><EFBFBD><00>
&
J
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
'
J

<00><><EFBFBD><EFBFBD><00>
(
J
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
)
	J

<00><><EFBFBD><EFBFBD><00>
*

J
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
+
J

<00><><EFBFBD><EFBFBD>L<>1<EFBFBD><00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> <20><><EFBFBD>%.5	 <20><><EFBFBD>et<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>	
%
%
%%/E
W^hX
 <00><00>yB

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>    <00><00>yC

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>!!! <00><00>yD

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>###<00><><EFBFBD>ַ<00>yR
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><EFBFBD><00>yS
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><EFBFBD><00>yT
<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><00>yU
<00><><EFBFBD><EFBFBD>
 <00><><EFBFBD><EFBFBD>	
yV
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>(((<00><><EFBFBD><EFBFBD>yW
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>)))<00><><EFBFBD><EFBFBD>%)ye
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>37yf
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>ALyg
<00><><EFBFBD><EFBFBD>
!<00><><EFBFBD><EFBFBD>\gyh
<00><><EFBFBD><EFBFBD>
"<00><><EFBFBD><EFBFBD>w{yi
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>(((<00><><EFBFBD>օ<00>yj
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>)));6


=8



?:
<00><><EFBFBD><EFBFBD>E<
<00><><EFBFBD><EFBFBD>J=
<00><><EFBFBD><EFBFBD>O>
<00><><EFBFBD><EFBFBD>U?
<00><><EFBFBD><EFBFBD>Z@
<00><><EFBFBD><EFBFBD>_A
<00><><EFBFBD><EFBFBD> <20><>փ,<00> <20><><EFBFBD><EFBFBD>-
<00> <20><><EFBFBD><EFBFBD>.<00> <20><><EFBFBD><EFBFBD>/<00> <20><><EFBFBD><EFBFBD>0

 <20><><EFBFBD><EFBFBD>1
6 <20><><EFBFBD>2
M <20><><EFBFBD>3
d<00>q8
=F

<00>q8
?H<00><><EFBFBD><EFBFBD><00>q8
CJ<00><><EFBFBD><EFBFBD><00>q8
GL 
<00>q8
MM!

<00>q8
SN"<00><><EFBFBD><EFBFBD><00>q8
UO#<00><><EFBFBD><EFBFBD><00>29
vY$

<00>29
x[%<00><><EFBFBD><EFBFBD><00>29
|]&<00><><EFBFBD><EFBFBD><00>29
<01>_'
<00>29
<01>`(

<00>29
<01>a)<00><><EFBFBD><EFBFBD><00>29
<01>b*<00><><EFBFBD><EFBFBD> M:
<01>P
+<00><><EFBFBD><EFBFBD>	Q,<00><><EFBFBD><EFBFBD>@Vc-<00><><EFBFBD><EFBFBD> M:
qd.<00><><EFBFBD><EFBFBD>
  











%
%
%
%
#
'
	)
+























 <20><><EFBFBD>	 <20><><EFBFBD>	 <20><><EFBFBD>	 <20><><EFBFBD>	 <20><><EFBFBD>	 <20><><EFBFBD>	
 ,<2C><><EFBFBD>  <20>`<60>	 <20>`<60>	<00>^:
	<00>^:
	<00>^:
	<00>^:
	<00>^:
	<00>^:
	<00>^:
	<00>^:
	<00>^:
	<00>^:
	0s:
 ̛<><CC9B>̛<><CC9B>0s:
 0s:
0s:











	



)f<00>/home/Luca/ISE/IEEE754Adder/NaNCheck.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/Luca/ISE/IEEE754Adder/TypeCheck.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_topnanchecknanchecknancheckarchxyisnanxnanxinfxsignynanyinfysignstd_logic_1164std_logic_1164resolution_table/build/xfndry10/P.20131013/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01xCheckTypeCheckTypeCheckArchnnaninfg_bust_busgtyCheckTypeCheckTypeCheckArchnnaninfg_bust_busgt:32nancheck:33nancheck:35nancheck:17TypeCheck:18TypeCheck:G_computeTypeCheckg_tmp:T_computeTypeCheckt_tmp:40TypeCheck:41TypeCheck:17TypeCheck:18TypeCheck:G_computeTypeCheckg_tmp:T_computeTypeCheckt_tmp:40TypeCheck:41TypeCheck