2019-08-17 17:41:27 +02:00
<?xml version='1.0' encoding='UTF-8'?>
<report-views version= "2.0" >
<header >
2019-08-24 14:39:01 +02:00
<DateModified > 2019-08-24T12:13:27</DateModified>
2019-08-17 17:41:27 +02:00
<ModuleName > SpecialCasesCheck</ModuleName>
2019-08-24 14:39:01 +02:00
<SummaryTimeStamp > 2019-08-24T10:53:09</SummaryTimeStamp>
<SavedFilePath > /home/Luca/ISE/IEEE754Adder/iseconfig/SpecialCasesCheck.xreport</SavedFilePath>
<ImplementationReportsDirectory > /home/Luca/ISE/IEEE754Adder/</ImplementationReportsDirectory>
<DateInitialized > 2019-08-24T10:27:23</DateInitialized>
2019-08-17 17:41:27 +02:00
<EnableMessageFiltering > false</EnableMessageFiltering>
</header>
<body >
<viewgroup label= "Design Overview" >
<view inputState= "Unknown" program= "implementation" ShowPartitionData= "false" type= "FPGASummary" file= "SpecialCasesCheck_summary.html" label= "Summary" >
<toc-item title= "Design Overview" target= "Design Overview" />
<toc-item title= "Design Utilization Summary" target= "Design Utilization Summary" />
<toc-item title= "Performance Summary" target= "Performance Summary" />
<toc-item title= "Failing Constraints" target= "Failing Constraints" />
<toc-item title= "Detailed Reports" target= "Detailed Reports" />
</view>
<view inputState= "Unknown" program= "implementation" contextTags= "FPGA_ONLY" hidden= "true" type= "HTML" file= "SpecialCasesCheck_envsettings.html" label= "System Settings" />
<view inputState= "Translated" program= "map" locator= "MAP_IOB_TABLE" contextTags= "FPGA_ONLY" type= "IOBProperties" file= "SpecialCasesCheck_map.xrpt" label= "IOB Properties" />
<view inputState= "Translated" program= "map" contextTags= "FPGA_ONLY" hidden= "true" type= "Control_Sets" file= "SpecialCasesCheck_map.xrpt" label= "Control Set Information" />
<view inputState= "Translated" program= "map" locator= "MAP_MODULE_HIERARCHY" contextTags= "FPGA_ONLY" type= "Module_Utilization" file= "SpecialCasesCheck_map.xrpt" label= "Module Level Utilization" />
<view inputState= "Mapped" program= "par" locator= "CONSTRAINT_TABLE" contextTags= "FPGA_ONLY" type= "ConstraintsData" file= "SpecialCasesCheck.ptwx" label= "Timing Constraints" translator= "ptwxToTableXML.xslt" />
<view inputState= "Mapped" program= "par" locator= "PAR_PINOUT_BY_PIN_NUMBER" contextTags= "FPGA_ONLY" type= "PinoutData" file= "SpecialCasesCheck_par.xrpt" label= "Pinout Report" />
<view inputState= "Mapped" program= "par" locator= "PAR_CLOCK_TABLE" contextTags= "FPGA_ONLY" type= "ClocksData" file= "SpecialCasesCheck_par.xrpt" label= "Clock Report" />
<view inputState= "Mapped" program= "par" contextTags= "FPGA_ONLY,EDK_OFF" type= "Timing_Analyzer" file= "SpecialCasesCheck.twx" label= "Static Timing" />
<view inputState= "Translated" program= "cpldfit" contextTags= "CPLD_ONLY,EDK_OFF" hidden= "true" type= "EXTERNAL_HTML" file= "SpecialCasesCheck_html/fit/report.htm" label= "CPLD Fitter Report" />
<view inputState= "Fitted" program= "taengine" contextTags= "CPLD_ONLY,EDK_OFF" hidden= "true" type= "EXTERNAL_HTML" file= "SpecialCasesCheck_html/tim/report.htm" label= "CPLD Timing Report" />
</viewgroup>
<viewgroup label= "XPS Errors and Warnings" >
<view program= "platgen" WrapMessages= "true" contextTags= "EDK_ON" hidden= "true" type= "MessageList" hideColumns= "Filtered" file= "__xps/ise/_xmsgs/platgen.xmsgs" label= "Platgen Messages" />
<view program= "simgen" WrapMessages= "true" contextTags= "EDK_ON" hidden= "true" type= "MessageList" hideColumns= "Filtered" file= "__xps/ise/_xmsgs/simgen.xmsgs" label= "Simgen Messages" />
<view program= "bitinit" WrapMessages= "true" contextTags= "EDK_ON" hidden= "true" type= "MessageList" hideColumns= "Filtered" file= "__xps/ise/_xmsgs/bitinit.xmsgs" label= "BitInit Messages" />
</viewgroup>
<viewgroup label= "XPS Reports" >
<view inputState= "PreSynthesized" program= "platgen" contextTags= "EDK_ON" hidden= "true" type= "Secondary_Report" file= "platgen.log" label= "Platgen Log File" />
<view inputState= "PreSynthesized" program= "simgen" contextTags= "EDK_ON" hidden= "true" type= "Secondary_Report" file= "simgen.log" label= "Simgen Log File" />
<view inputState= "PreSynthesized" program= "bitinit" contextTags= "EDK_ON" hidden= "true" type= "Secondary_Report" file= "bitinit.log" label= "BitInit Log File" />
<view inputState= "PreSynthesized" program= "system" contextTags= "EDK_ON" hidden= "true" type= "Secondary_Report" file= "SpecialCasesCheck.log" label= "System Log File" />
</viewgroup>
<viewgroup label= "Errors and Warnings" >
<view program= "pn" WrapMessages= "true" contextTags= "EDK_OFF" type= "MessageList" hideColumns= "Filtered, New" file= "_xmsgs/pn_parser.xmsgs" label= "Parser Messages" />
<view program= "xst" WrapMessages= "true" contextTags= "XST_ONLY,EDK_OFF" hidden= "false" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/xst.xmsgs" label= "Synthesis Messages" />
<view inputState= "Synthesized" program= "ngdbuild" WrapMessages= "true" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/ngdbuild.xmsgs" label= "Translation Messages" />
<view inputState= "Translated" program= "map" WrapMessages= "true" contextTags= "FPGA_ONLY" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/map.xmsgs" label= "Map Messages" />
<view inputState= "Mapped" program= "par" WrapMessages= "true" contextTags= "FPGA_ONLY" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/par.xmsgs" label= "Place and Route Messages" />
<view inputState= "Routed" program= "trce" WrapMessages= "true" contextTags= "FPGA_ONLY" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/trce.xmsgs" label= "Timing Messages" />
<view inputState= "Routed" program= "xpwr" WrapMessages= "true" contextTags= "EDK_OFF" hidden= "true" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/xpwr.xmsgs" label= "Power Messages" />
<view inputState= "Routed" program= "bitgen" WrapMessages= "true" contextTags= "FPGA_ONLY" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/bitgen.xmsgs" label= "Bitgen Messages" />
<view inputState= "Translated" program= "cpldfit" WrapMessages= "true" contextTags= "CPLD_ONLY,EDK_OFF" hidden= "true" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/cpldfit.xmsgs" label= "Fitter Messages" />
<view inputState= "Current" program= "implementation" WrapMessages= "true" fileList= "_xmsgs/xst.xmsgs,_xmsgs/ngdbuild.xmsgs,_xmsgs/map.xmsgs,_xmsgs/par.xmsgs,_xmsgs/trce.xmsgs,_xmsgs/xpwr.xmsgs,_xmsgs/bitgen.xmsgs" contextTags= "FPGA_ONLY" type= "MessageList" hideColumns= "Filtered" file= "_xmsgs/*.xmsgs" label= "All Implementation Messages" />
<view inputState= "Current" program= "fitting" WrapMessages= "true" fileList= "_xmsgs/xst.xmsgs,_xmsgs/ngdbuild.xmsgs,_xmsgs/cpldfit.xmsgs,_xmsgs/xpwr.xmsgs" contextTags= "CPLD_ONLY,EDK_OFF" hidden= "true" type= "CPLD_MessageList" hideColumns= "Filtered" file= "_xmsgs/*.xmsgs" label= "All Implementation Messages (CPLD)" />
</viewgroup>
<viewgroup label= "Detailed Reports" >
<view program= "xst" contextTags= "XST_ONLY,EDK_OFF" hidden= "false" type= "Report" file= "SpecialCasesCheck.syr" label= "Synthesis Report" >
<toc-item title= "Top of Report" target= "Copyright " searchDir= "Forward" />
<toc-item title= "Synthesis Options Summary" target= " Synthesis Options Summary " />
<toc-item title= "HDL Compilation" target= " HDL Compilation " />
<toc-item title= "Design Hierarchy Analysis" target= " Design Hierarchy Analysis " />
<toc-item title= "HDL Analysis" target= " HDL Analysis " />
<toc-item title= "HDL Parsing" target= " HDL Parsing " />
<toc-item title= "HDL Elaboration" target= " HDL Elaboration " />
<toc-item title= "HDL Synthesis" target= " HDL Synthesis " />
<toc-item title= "HDL Synthesis Report" target= "HDL Synthesis Report" searchCnt= "2" searchDir= "Backward" subItemLevel= "1" />
<toc-item title= "Advanced HDL Synthesis" target= " Advanced HDL Synthesis " searchDir= "Backward" />
<toc-item title= "Advanced HDL Synthesis Report" target= "Advanced HDL Synthesis Report" subItemLevel= "1" />
<toc-item title= "Low Level Synthesis" target= " Low Level Synthesis " />
<toc-item title= "Partition Report" target= " Partition Report " />
<toc-item title= "Final Report" target= " Final Report " />
<toc-item title= "Design Summary" target= " Design Summary " />
<toc-item title= "Primitive and Black Box Usage" target= "Primitive and Black Box Usage:" subItemLevel= "1" />
<toc-item title= "Device Utilization Summary" target= "Device utilization summary:" subItemLevel= "1" />
<toc-item title= "Partition Resource Summary" target= "Partition Resource Summary:" subItemLevel= "1" />
<toc-item title= "Timing Report" target= "Timing Report" subItemLevel= "1" />
<toc-item title= "Clock Information" target= "Clock Information" subItemLevel= "2" />
<toc-item title= "Asynchronous Control Signals Information" target= "Asynchronous Control Signals Information" subItemLevel= "2" />
<toc-item title= "Timing Summary" target= "Timing Summary" subItemLevel= "2" />
<toc-item title= "Timing Details" target= "Timing Details" subItemLevel= "2" />
<toc-item title= "Cross Clock Domains Report" target= "Cross Clock Domains Report:" subItemLevel= "2" />
</view>
<view program= "synplify" contextTags= "SYNPLIFY_ONLY,EDK_OFF" hidden= "true" type= "Report" file= "SpecialCasesCheck.srr" label= "Synplify Report" />
<view program= "precision" contextTags= "PRECISION_ONLY,EDK_OFF" hidden= "true" type= "Report" file= "SpecialCasesCheck.prec_log" label= "Precision Report" />
<view inputState= "Synthesized" program= "ngdbuild" type= "Report" file= "SpecialCasesCheck.bld" label= "Translation Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
<toc-item title= "Command Line" target= "Command Line:" />
<toc-item title= "Partition Status" target= "Partition Implementation Status" />
<toc-item title= "Final Summary" target= "NGDBUILD Design Results Summary:" />
</view>
<view inputState= "Translated" program= "map" contextTags= "FPGA_ONLY" type= "Report" file= "SpecialCasesCheck_map.mrp" label= "Map Report" >
<toc-item title= "Top of Report" target= "Release" searchDir= "Forward" />
<toc-item title= "Section 1: Errors" target= "Section 1 -" searchDir= "Backward" />
<toc-item title= "Section 2: Warnings" target= "Section 2 -" searchDir= "Backward" />
<toc-item title= "Section 3: Infos" target= "Section 3 -" searchDir= "Backward" />
<toc-item title= "Section 4: Removed Logic Summary" target= "Section 4 -" searchDir= "Backward" />
<toc-item title= "Section 5: Removed Logic" target= "Section 5 -" searchDir= "Backward" />
<toc-item title= "Section 6: IOB Properties" target= "Section 6 -" searchDir= "Backward" />
<toc-item title= "Section 7: RPMs" target= "Section 7 -" searchDir= "Backward" />
<toc-item title= "Section 8: Guide Report" target= "Section 8 -" searchDir= "Backward" />
<toc-item title= "Section 9: Area Group and Partition Summary" target= "Section 9 -" searchDir= "Backward" />
<toc-item title= "Section 10: Timing Report" target= "Section 10 -" searchDir= "Backward" />
<toc-item title= "Section 11: Configuration String Details" target= "Section 11 -" searchDir= "Backward" />
<toc-item title= "Section 12: Control Set Information" target= "Section 12 -" searchDir= "Backward" />
<toc-item title= "Section 13: Utilization by Hierarchy" target= "Section 13 -" searchDir= "Backward" />
</view>
<view inputState= "Mapped" program= "par" contextTags= "FPGA_ONLY" type= "Report" file= "SpecialCasesCheck.par" label= "Place and Route Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
<toc-item title= "Device Utilization" target= "Device Utilization Summary:" />
<toc-item title= "Router Information" target= "Starting Router" />
<toc-item title= "Partition Status" target= "Partition Implementation Status" />
<toc-item title= "Clock Report" target= "Generating Clock Report" />
<toc-item title= "Timing Results" target= "Timing Score:" />
<toc-item title= "Final Summary" target= "Peak Memory Usage:" />
</view>
<view inputState= "Routed" program= "trce" contextTags= "FPGA_ONLY" type= "Report" file= "SpecialCasesCheck.twr" label= "Post-PAR Static Timing Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
<toc-item title= "Timing Report Description" target= "Device,package,speed:" />
<toc-item title= "Informational Messages" target= "INFO:" />
<toc-item title= "Warning Messages" target= "WARNING:" />
<toc-item title= "Timing Constraints" target= "Timing constraint:" />
<toc-item title= "Derived Constraint Report" target= "Derived Constraint Report" />
<toc-item title= "Data Sheet Report" target= "Data Sheet report:" />
<toc-item title= "Timing Summary" target= "Timing summary:" />
<toc-item title= "Trace Settings" target= "Trace Settings:" />
</view>
<view inputState= "Translated" program= "cpldfit" contextTags= "CPLD_ONLY,EDK_OFF" hidden= "true" type= "Report" file= "SpecialCasesCheck.rpt" label= "CPLD Fitter Report (Text)" >
<toc-item title= "Top of Report" target= "cpldfit:" searchDir= "Forward" />
<toc-item title= "Resources Summary" target= "** Mapped Resource Summary **" />
<toc-item title= "Pin Resources" target= "** Pin Resources **" />
<toc-item title= "Global Resources" target= "** Global Control Resources **" />
</view>
<view inputState= "Fitted" program= "taengine" contextTags= "CPLD_ONLY,EDK_OFF" hidden= "true" type= "Report" file= "SpecialCasesCheck.tim" label= "CPLD Timing Report (Text)" >
<toc-item title= "Top of Report" target= "Performance Summary Report" searchDir= "Forward" />
<toc-item title= "Performance Summary" target= "Performance Summary:" />
</view>
<view inputState= "Routed" program= "xpwr" contextTags= "EDK_OFF" type= "Report" file= "SpecialCasesCheck.pwr" label= "Power Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
<toc-item title= "Power summary" target= "Power summary" />
<toc-item title= "Thermal summary" target= "Thermal summary" />
</view>
<view inputState= "Routed" program= "bitgen" contextTags= "FPGA_ONLY" type= "Report" file= "SpecialCasesCheck.bgn" label= "Bitgen Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
<toc-item title= "Bitgen Options" target= "Summary of Bitgen Options:" />
<toc-item title= "Final Summary" target= "DRC detected" />
</view>
</viewgroup>
<viewgroup label= "Secondary Reports" >
<view inputState= "PreSynthesized" program= "isim" hidden= "if_missing" type= "Secondary_Report" file= "isim.log" label= "ISIM Simulator Log" />
<view inputState= "Synthesized" program= "netgen" hidden= "if_missing" type= "Secondary_Report" file= "netgen/synthesis/SpecialCasesCheck_synthesis.nlf" label= "Post-Synthesis Simulation Model Report" >
<toc-item title= "Top of Report" target= "Release" searchDir= "Forward" />
</view>
<view inputState= "Translated" program= "netgen" hidden= "if_missing" type= "Secondary_Report" file= "netgen/translate/SpecialCasesCheck_translate.nlf" label= "Post-Translate Simulation Model Report" >
<toc-item title= "Top of Report" target= "Release" searchDir= "Forward" />
</view>
<view inputState= "Translated" program= "netgen" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck_tran_fecn.nlf" label= "Post-Translate Formality Netlist Report" />
<view inputState= "Translated" program= "map" contextTags= "FPGA_ONLY" hidden= "true" type= "Secondary_Report" file= "SpecialCasesCheck_map.map" label= "Map Log File" >
<toc-item title= "Top of Report" target= "Release" searchDir= "Forward" />
<toc-item title= "Design Information" target= "Design Information" />
<toc-item title= "Design Summary" target= "Design Summary" />
</view>
<view inputState= "Routed" program= "smartxplorer" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "smartxplorer_results/smartxplorer.txt" label= "SmartXplorer Report" />
<view inputState= "Mapped" program= "trce" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck_preroute.twr" label= "Post-Map Static Timing Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
<toc-item title= "Timing Report Description" target= "Device,package,speed:" />
<toc-item title= "Informational Messages" target= "INFO:" />
<toc-item title= "Warning Messages" target= "WARNING:" />
<toc-item title= "Timing Constraints" target= "Timing constraint:" />
<toc-item title= "Derived Constraint Report" target= "Derived Constraint Report" />
<toc-item title= "Data Sheet Report" target= "Data Sheet report:" />
<toc-item title= "Timing Summary" target= "Timing summary:" />
<toc-item title= "Trace Settings" target= "Trace Settings:" />
</view>
<view inputState= "Mapped" program= "netgen" hidden= "if_missing" type= "Secondary_Report" file= "netgen/map/SpecialCasesCheck_map.nlf" label= "Post-Map Simulation Model Report" />
<view inputState= "Mapped" program= "map" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck_map.psr" label= "Physical Synthesis Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
</view>
<view inputState= "Mapped" program= "par" contextTags= "FPGA_ONLY" hidden= "true" type= "Pad_Report" file= "SpecialCasesCheck_pad.txt" label= "Pad Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
</view>
<view inputState= "Mapped" program= "par" contextTags= "FPGA_ONLY" hidden= "true" type= "Secondary_Report" file= "SpecialCasesCheck.unroutes" label= "Unroutes Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
</view>
<view inputState= "Mapped" program= "map" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck_preroute.tsi" label= "Post-Map Constraints Interaction Report" >
<toc-item title= "Top of Report" target= "Release" searchDir= "Forward" />
</view>
<view inputState= "Mapped" program= "par" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck.grf" label= "Guide Results Report" />
<view inputState= "Routed" program= "par" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck.dly" label= "Asynchronous Delay Report" />
<view inputState= "Routed" program= "par" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck.clk_rgn" label= "Clock Region Report" />
<view inputState= "Routed" program= "par" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck.tsi" label= "Post-Place and Route Constraints Interaction Report" >
<toc-item title= "Top of Report" target= "Copyright (c)" searchDir= "Forward" />
</view>
<view inputState= "Routed" program= "netgen" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck_par_fecn.nlf" label= "Post-Place and Route Formality Netlist Report" />
<view inputState= "Routed" program= "netgen" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "netgen/par/SpecialCasesCheck_timesim.nlf" label= "Post-Place and Route Simulation Model Report" />
<view inputState= "Routed" program= "netgen" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck_sta.nlf" label= "Primetime Netlist Report" >
<toc-item title= "Top of Report" target= "Release" searchDir= "Forward" />
</view>
<view inputState= "Routed" program= "ibiswriter" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck.ibs" label= "IBIS Model" >
<toc-item title= "Top of Report" target= "IBIS Models for" searchDir= "Forward" />
<toc-item title= "Component" target= "Component " />
</view>
<view inputState= "Routed" program= "pin2ucf" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck.lck" label= "Back-annotate Pin Report" >
<toc-item title= "Top of Report" target= "pin2ucf Report File" searchDir= "Forward" />
<toc-item title= "Constraint Conflicts Information" target= "Constraint Conflicts Information" />
</view>
<view inputState= "Routed" program= "pin2ucf" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "SpecialCasesCheck.lpc" label= "Locked Pin Constraints" >
<toc-item title= "Top of Report" target= "top.lpc" searchDir= "Forward" />
<toc-item title= "Newly Added Constraints" target= "The following constraints were newly added" />
</view>
<view inputState= "Translated" program= "netgen" contextTags= "CPLD_ONLY,EDK_OFF" hidden= "if_missing" type= "Secondary_Report" file= "netgen/fit/SpecialCasesCheck_timesim.nlf" label= "Post-Fit Simulation Model Report" />
<view inputState= "Routed" program= "bitgen" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "HTML" file= "usage_statistics_webtalk.html" label= "WebTalk Report" />
<view inputState= "Routed" program= "bitgen" contextTags= "FPGA_ONLY" hidden= "if_missing" type= "Secondary_Report" file= "webtalk.log" label= "WebTalk Log File" />
</viewgroup>
</body>
</report-views>
