IEEE754Adder/isim/TwoComplementTest_isim_beh.exe.sim/ISimEngine-DesignHierarchy.dbg

<EFBFBD>
<0A><><EFBFBD><EFBFBD>g]<5D><><EFBFBD><EFBFBD><EFBFBD>D
<00>@@@@(	<00>
<00>
<00>K<00><00>


[<00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>	<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>!
%
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>1
6
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>F
 K
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>[
!a
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
Я$<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>


<00><00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>u
"
[
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
#
[

<00><><EFBFBD><EFBFBD><00>
$[
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
%[

<00><><EFBFBD><EFBFBD><00>
&
[
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
'
[

<00><><EFBFBD><EFBFBD><00>
(
[
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00>
)
	[

<00><><EFBFBD><EFBFBD><00>
*

[
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>+
[

<00><><EFBFBD><EFBFBD><00>
<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><00>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><00><><EFBFBD><EFBFBD>;L
<EFBFBD><EFBFBD>#(<00><><EFBFBD><EFBFBD>4<00><><EFBFBD><EFBFBD>
<00><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD><00>5<16>-?Q5<00>5<16><><00><00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>
%
%
%\`n=
% <00><00>3:

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>+++ <00><00>3;

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>555 <00>3<

<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD>AAA F
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> (4G
<00><><EFBFBD><EFBFBD><00><><EFBFBD><EFBFBD> BGH
<00><><EFBFBD><EFBFBD>
$$$Z6

f7


o8
<00><><EFBFBD><EFBFBD><00>5<16>u9
<00><><EFBFBD><EFBFBD>  <00>,<00> -
<00> .<00> %/<00> /0

 91
6 D2
M P3
d
<00>>


<00>@

<00>B<00><><EFBFBD><EFBFBD>
<00>C
<00>D<00><><EFBFBD><EFBFBD>P<> UE	<00><><EFBFBD><EFBFBD>&
  





%
%
%
%
#
'
	)
+








<00>5<16>	<00>5<16>	<00>5<16>	<00>5<16>	<00>5<16>	<00>5<16>	
<00>3<16><00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	<00>3<16>	










	



4q<00>
<00>@Bʚ;<10><><EFBFBD><00>Ƥ~<7E><00>]xEc
d<><64><EFBFBD><EFBFBD>
/home/ise/gianni/IEEE754Adder/TwoComplementTest.vhd/opt/Xilinx/14.7/ISE_DS/ISE/vhdl/src/ieee/std_logic_1164.vhd/home/ise/gianni/IEEE754Adder/TwoComplement.vhdstd_ulogic'U''X''0''1''Z''W''L''H''-'std_ulogic_vectorstd_logic'U''X''0''1''Z''W''L''H''-'std_logic_vectorx01'X''0''1'x01z'X''0''1''Z'ux01'U''X''0''1'ux01z'U''X''0''1''Z'stdlogic_1dBasestdlogic_1dstdlogic_tableBasestdlogic_tablelogic_x01_tableBaselogic_x01_tablelogic_x01z_tableBaselogic_x01z_tablelogic_ux01_tableBaselogic_ux01_table_top_toptwocomplementtesttwocomplementtestbehaviordiff_exp_c2diff_expclockclock_periodtimefspsnsusmssecminhrstd_logic_1164std_logic_1164resolution_table/build/legacysi10/P.20160913/rtf/vhdl/src/ieee/std_logic_1164.vhdand_tableor_tablexor_tablenot_tablecvt_to_x01cvt_to_x01zcvt_to_ux01uutTwoComplementTwoComplementArchdiff_exp_c2diff_expsigndiff_exp_absbitcountinteger:clock_processtwocomplementtest:stim_proctwocomplementtest:test_processtwocomplementtest:24TwoComplement:C2_PROCESSTwoComplement:SUMTwoComplementcarry