Files
IEEE754Adder/OperationCheck.vhd

22 lines
302 B
VHDL
Raw Normal View History

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity OperationCheck is
2019-08-29 18:08:25 +02:00
port(
X_SIGN, Y_SIGN : in std_logic;
OP, RES_SIGN : out std_logic
);
2019-08-29 18:08:25 +02:00
end OperationCheck;
architecture OperationCheckArch of OperationCheck is
begin
2019-08-29 18:08:25 +02:00
OP <= X_SIGN xor Y_SIGN;
RES_SIGN <= X_SIGN;
end OperationCheckArch;